1361
you are viewing a single comment's thread
view the rest of the comments
[-] Randelung@lemmy.world 24 points 6 months ago

The R in ARM and RISC is a lie.

[-] ChaoticNeutralCzech@feddit.de 15 points 6 months ago* (last edited 6 months ago)

The website title says "Arm Developer", not "ARM Developer", in a clearly non-acronym way so it's a guide for making prosthetic hardware. Of course you want a cyborg arm to parse JS natively, why else even get one?

[-] Reddfugee42@lemmy.world 7 points 6 months ago

Lie starts with L, dummy

[-] barsoap@lemm.ee 5 points 6 months ago

Nope it's still a register-register op, that's very much load-store architecture.

It's reduced, not minimalist, otherwise every RISC CPU out there would only have one instruction like decrement and branch if nonzero. RISC-V would not have an extension mechanism. The instruction exists because it makes things faster because you don't have to do manual bit-fiddling over 10 instructions to achieve a thing already-existing ALU logic can do in a single cycle. A thing that isn't even javascript-specific (or terribly relevant to json), it's a specific float to int cast with specific rounding and overflow mode. Would it more palatable to your tastes if the CPU were to do macro-op fusion on 10(!) instructions to get the same result?

this post was submitted on 14 May 2024
1361 points (99.1% liked)

Programmer Humor

32561 readers
1075 users here now

Post funny things about programming here! (Or just rant about your favourite programming language.)

Rules:

founded 5 years ago
MODERATORS