Right, apologies for dumping it down so far, I find it hard to properly gauge the knowledge of others on the internet, and just try and play safe.

I wasn't aware that one could serial program gate arrays, as, as far as I know, the definition of serial programming is code that is governed by a processor, and which prohibits anything but serial execution of commands. So it's new to me that gate arrays can run serial code without any governance or serialization process, since gate arrays by themselves are anything but serial. Or rather, you need to synchronize anything and everything that is supposed to be serial by yourself, or use pre-built and pre-synced blocks, I guess.

Anyway, going by the definition that serial programming can only be performed using some kind of governance or synchronizing authority, that alone would be another layer of security.

As serial implies, it rid us, or lessened the burden, of those timing related issues, some of which included:

• All the problems of accessing in-use resources that multi-cored serial "parallel" programming reintroduced.
• Making a block and not properly timing it resulting in the clock changing while it's still flipping gates and produce unexpected behavior.
• As the above, just generally having to time everything, as having too many clock blocks or sync checks results in unnecessary speed loss, and having too few checks might result in unexpected behavior.
• Over/underclocking and other slight power and clock variations.
• Uninitialized gates producing random behavior.
• And by extension: the power up process not being exactly the same every time, resulting in more unexpected behavior. Very annoying to debug when it looks all right to start with.
• Reading through seconds of timing diagrams (that's a lot of reading with a clock time of nano seconds).
• Block placement and connection problems.
• Using gate array layouts/code with differing transistor specs.

And the list goes on, but you know.

Serial also has a lot of pitfalls, and you can definitely screw things up bad, but at least you don't have to think much about clock or timing, or memory placement, unless communicating between devices or cores, and those sync problems tend to be rather tame and simple compared to intra-processor problems.

At least from my experience.